

Model BSM202

DUAL PCM BIT SYNCHRONIZER ON PCI



KEY FEATURES

- 8 Independent Channels
- 8 Additional Channels
 - 16 Total (Optional)
- Bit Rates: 5 bps to 20 Mbps
- Auto Bit-Rate Scan (Option)
- Tracking Range up to 15%
- Accepts NRZ-L/M/S, RNRZ-(F/R), BiØ-L/M/S, DM-M/S codes
- 2 Input Sources per Channel
 - One TTL & One RS-422
- 2 Outputs per Channel
 - One TTL & One RS-422
- Selectable Data/Clock Test Point on Front Panel (BNCs)
- Status Indicators for Sync
- IRIG-106 Derandomizer
- Frame Pattern Detector with Programmable Sync Strategy and APC (Optional)
- Remote Control via.
 - RS-232
 - Ethernet
- 3.5 -inch (2U) High Chassis

GENERAL DESCRIPTION

The GDP Model BSM202 is a Dual Channel PCM Bit Synchronizer on a single PCI card (single channel configurations also available).


The BSM202 is a state-of-the-art high-performance device that is designed to extract usable digital data from a noise contaminated signal environment. The optimized digital design of this unit affords the highest performance characteristics currently available. The BSM202 is capable of maintaining synchronization with the signal of interest to Eb/No of -3 dB when the signal transition density is 50%. When searching for the signal, acquisition is attainable in less than 50 bits. The unit is very robust and can maintain synchronization for a period of at least 256 bit periods without a transition.

The standard IRIG randomizer/derandomizer for both forward and reverse sequences is provided. CCITT V.35 and V.36 descrambling / scrambling (simulator) is also provided. A variety of Viterbi decoders are available including R1/2 K7 (Std), R3/4 K7 and R1/3 K7 (please inquire for other FEC options).

To assure synchronization to the intended data stream, the Frame Pattern Detector may be invoked. Up to a 64-bit long pattern is detected. Maintaining synchronization with this pattern at the programmed repetition rate and synchronization strategy produces a lock signal. Automatic Polarity Correction (APC) mode is also provided for inverted data. An advanced lock detector ensures a solid indication from the module synchronization process. The BSM202 includes several unique features to determine the quality of the data. The first is an Eb/No (Signal Quality) measurement.

The BSM202 also measures errors in the frame synchronizer pattern as well as errors in the Viterbi stream when these modes are enabled. A bit-error-rate (BERT) function is also provided, which allows link tests to be performed using either a PRN-11 or PRN-15 data source.

A built-in PCM Simulator is capable of providing an output data stream for testing of the module and/or the associated external data path.



Model BSM202

DUAL PCM BIT SYNCHRONIZER ON PCI

GENERAL SPECIFICATIONS

Inputs, each Bit Sync

| | |
|----------------------------------|---|
| Analog Inputs | Up to 2 Inputs per Bit Sync- 50 ohms (optional 75) or High Z (Transition Module Dependent)- |
| Additional I/O Options Available | |
| Digital Inputs | Differential RS-422 or TTL; (Optional) |

Performance

| | |
|----------------------------|--|
| Bit Rate Range | 5 bps to 20 Mbps (40 Mbps Optional) |
| Tuning Resolution | X.XXXEN (1≤N≤7) |
| Input Levels | 0.1 Vpp Min., 12 Vp-p Max.. (others available) |
| DC Offset | 100% of the input peak-to-peak signal level. Sig + Offset < 12V |
| AC Offset | No degradation up to 100% of input signal amplitude at 0.1% of the bit rate. |
| Loop Bandwidths | 0.01% to 1.6% |
| Acquisition Range | 2x LBW |
| Sync Acquisition Threshold | SNR 0 dB |
| Sync Maintenance | SNR -3dB |
| Sync Acquisition | < 50 bits |
| Sync Retention | 256 bits without transitions |
| Bit Error Rate | 1 dB to 40 Mbps |

Features

| | |
|-------------------------|--|
| Input/Output PCM Codes | NRZ-L/M/S, BIØ-L/M/S, DBIØ-M/S, DM-M/S; MDM-M/S; RZ |
| Randomizer/Derandomizer | IRIG 106-96 (PRN15), PRN 9,11, 17, 23 forward and reverse |
| Descrambler | CCITT V.35/V.36 |
| Viterbi Decoder | R 1/2, K 7 with G1/G2 Swap (POR) and G2 Invert (ASI), (others available) |
| Resequencer | QPSK/OQPSK/SOQPSK (Optional) |
| Frame Pattern Detector | Up to 64 bits with programmable strategy and APC |
| Data Polarity | Input / Output polarity normal / inverted. |
| Output Clock | Phase 0, 90, 180, 270 degrees |
| BERT Function | Bit-Error-Rate (PRN Error Detector) |

Outputs, each Bit Sync Channel

| |
|--|
| TTL Per Channel- Coded PCM and Clock (Programmable 0, 90, 180, 270 degrees) |
| 2nd Output Per Channel: RS422 or TTL- Coded PCM and Clock (Programmable 0, 90, 180, 270 degrees) |
| Bipolar Tape Output +/-1Vnom - Coded PCM |
| LOCK STATUS - BS Loss / Lock, Frame Pattern Sync Status / Signal Polarity and Viterbi Sync Status) |

Signal Quality Status

Eb/No, Rate Deviation, Sync Loss Count, PRN BER, Viterbi CER

Setup / Control / Monitoring

PCI Bus

ORDERING INFORMATION

| | |
|---|--|
| BSM202-00 Basic Dual Channel Unit (20 Mbps) | OPBSM202-48 Additional I/O Option |
| OPBSM202-01 Extended bit rate to 40 Mbps | OPBSM202-70 75 ohm option |
| OPBSM202-05 QPSK & OQPSK Support | OPBSM202-DR Driver |
| OPBSM202-06 SOQPSK Support | OPBSM202-GUI Virtual Interface (Remote SW) |
| OPBSM202-43 BERT Option | |

WHY GDP

Recognizing that no standard product can meet all the needs of all users, GDP stands ready to provide units tailored to unique applications. Over fifty years of experience, far-ranging expertise, excellent products, and outstanding support make GDP not just a telemetry system supplier, but a partner you can rely on to meet your needs.

[Inquire today to learn more .](#)