

MUNICIPALITY SYSTEMS

40 Mbps Advanced Dual PCIe PCM Bit Sync Model 1631AP

Features:

Two Independent Bit Syncs

* PCIe Dual Decom

Multiple Software Controlled Inputs and Outputs

* Four Inputs per Channel

Tunable Bit Rate Range

* 8 bps to 40 Mbps, all codes

Best in Class Noise Performance

* within 0.50 db of theoretical

Fast sync acquisition

* within 50 bit transitions, typical

Best in Class Sync Retention

* to 1024 bits without transition

Data Quality and Signal Test:

- * BERT / PRN BER Link Test Mode
- * Frame Sync PCM BER Monitor
- * Frame Lock/Loss Monitor
- * Eb/No Signal Quality Output
- * Viterbi Error Monitor / Stats
- * Data Simulator/Generator

Processes All IRIG Codes

Set-up & Operations Software

- * Windows 10/11 or LINUX RHL
- * Status Utilities support management of up to 64 bit sync channels in a distributed network environment
- * Saved Set-ups for Rapid Loading and Mission Readiness
- * API Supports Rapid Customer Interface Development

General Description

GUI Setup and Operation status of all Acroamatics Bit Synchronizers are controlled via a single interface, with drop down menus for individual cards. Software automatically

recognizes all available bit synchronizers, as well as their features. Up to 20 unique setups are stored and available for instant bit



sync configuration to up to 64 individual bit sync channels. The 1631AP Advanced PCM Bit Sync is a state-of-the-art compact PCIe card format dual channel design that provides a cost effective and modular high quality bit sync add-on to Acroamatics entire line of single slot PCI single card TM processing card products.

The 1631AP is compatible with both existing PCI legacy and our latest PCIe telemetry card components. Based on our 3rd generation bit sync design, it shares the latest techniques in FIR filtering, digital phase-locked loop, NCO clock reconstruction, and digital amplitude and offset control with its compact mezzanine cousin, the Model 1631AP. Incorporating a leading-edge FPGA, this modern design delivers a significantly reduced parts count, improved reliability, and expanded capabilities - including options normally found only in box level and multi-card bit sync/ encoder designs. The 1631AP supports self-test and link validation features such as Frame Sync Pattern Verification and BERT, and includes Viterbi and Convolutional encode/decode, randomization and related feature support.



ACROAMATICS

I**IIII**IIIIIIIII TELEMETRY SYSTEMS

Signal Inputs

Source Four (4) Inputs, Operator Program selectable, per Bit Sync Channel . 1-3 single-ended, #4 Differential

Isolation Greater than 60dB at 20MHz

Program selectable: Hi-Z/Lo-Z. Single Ended: $4k\Omega/75\Omega$ (std) or differential: 150 Ohm or Hi-Z (opt) Impedance

0.2 to 20V p-p, Single-ended. Differential: 0.2 to 10V p-p, Differential (optional) 20V max, Single-ended Hi-Z or 15V Max @ 75Ω. Tracks sinusoidal offsets to 100% p-p signal amplitude at 0.1% bit rate

Signal Level DC Offset

Baseline Variation

PCM Codes Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ

Program selectable: RNRZ 9/11/15/17/23, forward/re Derandomizer

Synchronization

Bit Rate Range 8 bps - 40 Mbps, All PCM Codes

Tuning Resolution 0.1% of bit rate

Capture Range 3 times the programmed loopwidth, typical Tracking Range ±12% typical, with programmable limiter

Loop Bandwidth 0.1% to 3.2%, program selectable in 0.1% increments

0dB for NRZ-L and Biø-L codes Sync Threshold

Sync Maintenance (LW=0.1%) -2dB NRZ-L and Biø-L codes

(LW=1.6%, SNR > 12dB) Typically less than 50 bit periods Sync Acquisition

(LW=0.1%, SNR > 3dB) Retains sync through > 1024 consecutive dropouts Sync Retention Bit Error Rate (LW=0.1%) to within 0.50 dB of ideal bit error rate performance curve

Data/Clock Outputs, NRZ-L Per Bit Sync

One each, NRZ-L data/clk pair, RS422/TTL (jumper, selectable) - operator program output selectable to INTERNAL (direct to host decom card via internal bus) or EXTERNAL (output pair directed to card external output BNC or Triax cables) NRZ-L Data

0°, 90°, 180°, 270°, operator program selectable Data Clock

Data Polarity Program selectable: normal/inverted

DATA/CLOCK OUTPUTS, CODE (DUAL PCM ENCODER) Per Bit Sync

Program selectable: Recovered Data (Bit Sync NRZ-L Data/Clk - DEFAULT) or External data/clock (PROGRAM SELECTABLE) **Data Source**

Three each: One each TTL data/clk (Òº & 180º, selectable) Code (selectable) PCM and Clk, One èach TTL data RNRZL, Oné each Outputs

TAPE (code selectable) TTL or ±2 Volts balanced output, 50mA drive current

Program selectable: RNRZ 9/11/15/17/23, forward, reverse Randomizer

PCM Codes Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ

External Data/Clock PCM Encoder Input Per Bit Sync

Jumper selectable: RS422 or TTL Signal Type

120Ω RS422. 75Ω TTL Impedance

Data Code Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ

Program selectable: Normal/Inverted, 1x or 2x Data Clock

Convolution Encoder/Decoder

Rate 1/2, k=7: includes differential decoding, V.35 descrambling, and G2 invert (others available) Viterbi Decoder

Serial, parallel, and staggered parallel (others available) Symbol Formats

Convolutional Encoder Rate 1/2, k=7: includes differential encoder, V.35 scrambler, and G2 inverter (others available)

Serial, parallel, and staggered parallel (others available) Symbol Formats

Format Generators/Synchronizer

Programmable frame length, sync pattern and mask Format Generator Recovered data, external data, or test generator Synchronizer Source

Synchronizer Strategy Pattern match in "search", programmable error limits for "check" and "lock" states

Other Features Bit slip enable, auto polarity enable, data source/ambiguity resolution

Bit Error Rate Tester

Transmitter Pattern PRN sequence: PN7, PN9, PN11, PN15 (forward/reverse) Pattern Clock Source Program selectable: Bit Rate Clock or External Clock

Blanking Program selectable: 64, 128, 256 bits

BER Sample Period Program selectable: 1E3 to 1E9 bit periods, or continuous accumulate

50mV to 5V P-P Variable Output

Automatic pattern synchronization, forced error ON/OFF Other Features

Physical

Format Standard PCIe X1 format, half length

Cooling Requirements 30 Linear FPM

Power Requirements +5VDC @ 1.25A, ±12VDC @0.25A

4.20" (10.67cm) H x 6.9" (17.53cm) W x .55" (1.4cm) Dimensions Temperature D Operating 0 to +40°C, non-operating -40 to +86°C

Relative Humidity Up to 90% non-condensing

Operating 6G, Non-operating 25G Shock

Operating 0.3G, 5 to 2000 Hz, Non-operating 0.8G, 5 to 500 Hz Vibration

125 Cremona Dr., Suite 130, Goleta, CA 93117 Phone: 805-967-9909 Fax: 805-967-8375 © 2019 Acroamatics, Inc.