

ACROAMATICS

MUNICIPALITY SYSTEMS

40 Mbps Advanced Dual PCM Bit Sync Mezzanine Model 674DM

Features:

Two Independent Bit Syncs

 Mounts to 1632AP PCIe Dual Decom

Multiple Program Controlled Inputs and Outputs Tunable Bit Rate Range

• 8 bps to 40 Mbps, all codes

Best in Class Noise Performance

within 0.50 db of theoretical

Fast sync acquisition

within 50 bit transitions, typical

Best in Class Sync Retention

to 1024 bits without transition

Data Quality and Signal Test:

- BERT / PRN BER Link Test Mode
- Frame Sync PCM BER Monitor
- Frame Lock/Loss Monitor
- Eb/No Signal Quality Output
- Viterbi Error Monitor / Stats
- Data Simulator/Generator

Processes All IRIG Codes Remote Software Operations

GUI Setup and Operation status of all Acroamatics Bit Synchronizers are controlled via a single interface, with drop down menus for individual cards. The software automatically recognizes all available bit synchronizers, as well as their features.

Up to 20 unique setups are stored and available for instant bit sync configuration, supporting from one to 64 bit syncs apps.

General Description

The 674DM Advanced Digital PCM Bit Sync is a state-of-the-art compact "mezzanine" design that provides a cost effective and modular high quality bit sync add-on to Acroamatics entire line of single slot PCI single card TM processing card products.

acts.

The 674DM is compatible with existing legacy and our latest

telemetry card components. Based on our 3rd generation bit sync design, it shares the latest techniques in FIR filtering, digital phase-locked loop, NCO clock reconstruction, and digital amplitude and offset control with its larger PCI cousin, the Model 1611P. Incorporating a leading-edge FPGA, this modern design delivers a significantly reduced parts count, improved reliability, and expanded capabilities - including options normally found only in box level and multi-card bit sync/encoder designs. The 674DM supports options such as Frame Sync Pattern Verification, BERT, PRN and programmable PCM simulator, and Convolutional encode/decode.

The **Model 674DM** PCM Bit Sync is fully compatible with legacy Acroamatics TDP system and remote Bit Sync utility software set-ups, easily meeting and exceeding all IRIG performance and functional requirements.



ACROAMATICS

I**IIII**IIIIIIIIIII TELEMETRY SYSTEMS

Signal Inputs

Two (2) Inputs, Operator Program selectable, per Bit Sync Channel (Direct to companion decom & external) Source

Isolation Greater than 60dB at 20MHz

Program selectable: Hi-Z/Lo-Z. Single Ended: $4k\Omega/75\Omega$ (std) or differential: 150 Ohm or Hi-Z (opt) 0.2 to 20V p-p, Single-ended. Differential: 0.2 to 10V p-p, Differential (optional) Impedance

Signal Level

DC Offset

20V max, Single-ended Hi-Z or 15V Max @ 75Ω.

Tracks sinusoidal offsets to 100% p-p signal amplitude at 0.1% bit rate **Baseline Variation** Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ **PCM Codes**

Program selectable: RNRZ 9/11/15/17/23, forward/re Derandomizer

Synchronization

Bit Rate Range 8 bps - 40 Mbps, All PCM Codes

Tuning Resolution 0.1% of bit rate

Capture Range 3 times the programmed loopwidth, typical Tracking Range ±12% typical, with programmable limiter

Loop Bandwidth 0.1% to 3.2%, program selectable in 0.1% increments

0dB for NRZ-L and Biø-L codes Sync Threshold

Sync Maintenance (LW=0.1%) -2dB NRZ-L and Biø-L codes

Sync Acquisition

(LW=1.6%, SNR > 12dB) Typically less than 50 bit periods (LW=0.1%, SNR > 3dB) Retains sync through > 1024 consecutive dropouts Sync Retention (LW=0.1%) to within 0.50 dB of ideal bit error rate performance curve Bit Error Rate

Data/Clock Outputs, NRZ-L Per Bit Sync

NRZ-L Data Óne each, NRZ-L data/clk pair, RS422/TTL (jumper, selectable) - operator program output selectable to INTERNAL (direct to host

decom card via internal bus) or EXTERNAL (output pair directed to card external output BNC or Triax cables)

Data Clock 0°, 90°, 180°, 270°, operator program selectable

Data Polarity Program selectable: normal/inverted

DATA/CLOCK OUTPUTS, CODE (DUAL PCM ENCODER) Per Bit Sync

Data Source
Outputs

Program selectable: Recovered Data (Bit Sync NRZ-L Data/Clk - DEFAULT) or External data/clock (PROGRAM SELECTABLE)
Three each: One each TTL data/clk (0° & 180°, selectable) Code (selectable) PCM and Clk, One each TTL data RNRZL, One each

TAPE (code selectable) TTL or ±2 Volts balanced output, 50mA drive current

Program selectable: RNRZ 9/11/15/17/23, forward, reverse Randomizer

PCM Codes Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ

External Data/Clock PCM Encoder Input Per Bit Sync

Jumper selectable: RS422 or TTL Signal Type

Impedance 120Ω RS422, 75Ω TTL

Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ Data Code

Program selectable: Normal/Inverted, 1x or 2x Data Clock

Convolution Encoder/Decoder (optional)

Rate 1/2, k=7: includes differential decoding, V.35 descrambling, and G2 invert (others available) Viterbi Decoder

Symbol Formats Serial, parallel, and staggered parallel (others available)

Rate 1/2, k=7: includes differential encoder, V.35 scrambler, and G2 inverter (others available) Convolutional Encoder

Symbol Formats Serial, parallel, and staggered parallel (others available)

Format Generators/Synchronizer (optional)

Programmable frame length, sync pattern and mask Format Generator Synchronizer Source Recovered data, external data, or test generator

Synchronizer Strategy Pattern match in "search", programmable error limits for "check" and "lock" states

Other Features Bit slip enable, auto polarity enable, data source/ambiguity resolution

Bit Error Rate Tester (optional)

Transmitter Pattern PRN sequence: PN7, PN9, PN11, PN15 (forward/reverse) Pattern Clock Source Program selectable: Bit Rate Clock or External Clock

Program selectable: 64, 128, 256 bits Blanking

BER Sample Period Program selectable: 1E3 to 1E9 bit periods, or continuous accumulate

Variable Output 50mV to 5V P-P

Other Features Automatic pattern synchronization, forced error ON/OFF

Physical

Hosts Supported Plugs onto Models 1611P, 1626P, 1612P, 1622P (PCI), 1632AP (PCIe), or RS232 Standalone

30 Linear FPM Cooling Requirements

Power Requirements +5VDC @ 1.25A, ±12VDC @0.25A

6.5" (16.51cm) H x 4.0" (10.16cm) W x .625" (1.5875cm) D Operating 0 to +40°C, non-operating –40 to +86°C **Dimensions** Temperature

Up to 90% non-condensing Relative Humidity Operating 6G, Non-operating 25G Shock

Vibration Operating 0.3G, 5 to 2000 Hz, Non-operating 0.8G, 5 to 500 Hz

7230 Hollister Avenue, Suite 100, Goleta, CA 93117 Phone: 805-967-9909

www.acroamatics.com sales@acroamatics.com